

10/19/99



JCS44 U.S. PTO

Please type a plus sign (+) inside this box → ☒Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTO/SB/05 (4/98)

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> (Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))	Attorney Docket No. <b>MI22-1284</b>
	First Inventor or Application Identifier <b>Eugene P. Marsh</b>
	Title <b>See 1 in Addendum</b>
	Express Mail Label No. <b>EL 16986640</b>

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
1. <input checked="" type="checkbox"/> * Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing)	5. <input type="checkbox"/> Microfiche Computer Program (Appendix)
2. <input checked="" type="checkbox"/> Specification [Total Pages <b>28</b> ] (preferred arrangement set forth below) <ul style="list-style-type: none"><li>- Descriptive title of the Invention</li><li>- Cross References to Related Applications</li><li>- Statement Regarding Fed sponsored R &amp; D</li><li>- Reference to Microfiche Appendix</li><li>- Background of the Invention</li><li>- Brief Summary of the Invention</li><li>- Brief Description of the Drawings (if filed)</li><li>- Detailed Description</li><li>- Claim(s)</li><li>- Abstract of the Disclosure</li></ul>	6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) <ul style="list-style-type: none"><li>a. <input type="checkbox"/> Computer Readable Copy</li><li>b. <input type="checkbox"/> Paper Copy (identical to computer copy)</li><li>c. <input type="checkbox"/> Statement verifying identity of above copies</li></ul>
3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets <b>2</b> ]	
4. Oath or Declaration [Total Pages <b>2</b> ] <ul style="list-style-type: none"><li>a. <input type="checkbox"/> Newly executed (original or copy)</li><li>b. <input checked="" type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 16 completed)<ul style="list-style-type: none"><li>i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).</li></ul></li></ul>	
<b>ACCOMPANYING APPLICATION PARTS</b>	
7. <input type="checkbox"/> Assignment Papers (cover sheet & document(s))	
8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement <input type="checkbox"/> Power of Attorney (when there is an assignee)	
9. <input type="checkbox"/> English Translation Document (if applicable)	
10. <input checked="" type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations	
11. <input checked="" type="checkbox"/> Preliminary Amendment	
12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized)	
13. <input type="checkbox"/> * Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application (PTO/SB/09-12) Status still proper and desired	
14. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed)	
15. <input checked="" type="checkbox"/> Other: <b>See 2 in Addendum</b>	

**NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: **09/281,735**  
Prior application information: Examiner **H. Vu** Group / Art Unit: **2811**

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

<b>17. CORRESPONDENCE ADDRESS</b>					
<input checked="" type="checkbox"/> Customer Number or Bar Code Label: <b>021567</b> or <input type="checkbox"/> Correspondence address below (Insert Customer No. or Attach bar code label here)					
Name					
Address					
City		State		Zip Code	
Country		Telephone		Fax	

Name (Print/Type)	<b>David G. Latweson, Ph.D.</b>	Registration No. (Attorney/Agent)	<b>38,533</b>
Signature		Date	<b>10/19/99</b>

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. .... 09/281,735  
 Priority Filing Date ..... March 30, 1999  
 Inventor ..... Eugene P. Marsh  
 Assignee ..... Micron Technology, Inc.  
 Priority Group Art Unit ..... 2811  
 Priority Examiner ..... H. Vu  
 Attorney's Docket No. .... MI22-1284  
 Title: Circuitry Comprising Roughened Platinum Layers, Platinum-  
 Containing Materials, Capacitors Comprising Roughened  
 Platinum Layers, Methods of Forming Roughened Layers of  
 Platinum, and Methods of Forming Capacitors

PRELIMINARY AMENDMENT

To: Assistant Commissioner for Patents  
 Washington, D.C. 20231

From: David G. Latwesen (Tel. 509-624-4276; Fax 509-838-3424)  
 Wells, St. John, Roberts, Gregory & Matkin P.S.  
 601 W. First Avenue, Suite 1300  
 Spokane, WA 99201-3828

AMENDMENTSIn the Specification

At p. 1, before the "Technical Field" section, insert

--RELATED PATENT DATA

This patent resulted from a continuation application of U.S. Patent Application Serial No. 09/281,735, which was filed on March 30, 1999, which is a divisional application of U.S. Patent Application Serial No. 09/141,840, which was filed on August 27, 1998.--.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
84

**In the Claims**

Cancel claims 1-56.

**New Claims**

57. An integrated circuit comprising hemispherical grain platinum.

58. An integrated circuit comprising:

a monocrystalline silicon substrate; and

a roughened platinum layer over the substrate, the roughened platinum layer being continuous over an area of the substrate that comprises at least about  $4 \times 10^6$  square Angstroms and comprising pedestals that are at least about 300Å tall within the area.

59. The circuit of claim 58 wherein the platinum layer comprises hemispherical grain platinum.

60. The circuit of claim 58 wherein the area of the substrate comprises a square.

61. An integrated circuit comprising:

a monocrystalline silicon substrate; and

a roughened platinum layer over the substrate, the roughened platinum layer having a continuous surface characterized by columnar pedestals having heights greater than or equal to about one-third of a total thickness of the platinum layer.

1           62. The circuit of claim 61 wherein the platinum layer has a  
2 thickness of at least about 600Å.

3  
4           63. The circuit of claim 61 wherein the platinum layer has a  
5 thickness of greater than or equal to about 400Å.

6  
7           64. The circuit of claim 61 wherein the platinum layer has a  
8 thickness of greater than or equal to about 100Å.

9  
10          65. The circuit of claim 61 further comprising an adhesion layer  
11 between the platinum layer and the substrate, the adhesion layer  
12 comprising at least one of titanium nitride, iridium, rhodium, ruthenium,  
13 platinum, palladium, osmium, silver, rhodium/platinum alloy, IrO<sub>2</sub>, RuO<sub>2</sub>,  
14 RhO<sub>2</sub>, or OsO<sub>2</sub>.

15  
16          66. The circuit of claim 61 wherein the pedestals terminate in  
17 dome-shaped tops.

18  
19          67. The circuit of claim 61 wherein the pedestals terminate in  
20 hemispherical tops.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

68. A capacitor comprising:

a first capacitor electrode over a monocrystalline silicon substrate;

a second capacitor electrode;

a dielectric layer between the first and second capacitor electrodes;

and

wherein at least one of the first and second capacitor electrodes comprises a roughened platinum layer, the roughened platinum layer having a thickness of from about 400Å to about 1000Å and comprising pedestals that are at least about 300Å tall.

69. The capacitor of claim 68 wherein the roughened platinum layer comprises hemispherical grain platinum.

70. The capacitor of claim 68 wherein the roughened platinum layer is over a surface and is continuous over an area of the surface that is at least about  $4 \times 10^6$  square Angstroms.

71. The capacitor of claim 70 wherein the area comprises a square.

1           72. A capacitor comprising:  
2           a first capacitor electrode over a monocrystalline silicon substrate;  
3           a second capacitor electrode;  
4           a dielectric layer between the first and second capacitor electrodes;  
5           and

6           wherein at least one of the first and second capacitor electrodes  
7           comprises a roughened platinum layer, the roughened platinum layer  
8           having a continuous surface characterized by columnar pedestals having  
9           heights greater than or equal to about one-third of a total thickness of  
10          the platinum layer.

11  
12          73. The capacitor of claim 72 wherein both capacitor electrodes  
13          comprise platinum, but only one of the capacitor electrodes comprises  
14          the roughened platinum layer.

15  
16          74. The capacitor of claim 72 wherein both capacitor electrodes  
17          comprise roughened platinum layers.

18  
19          75. The circuit of claim 72 wherein the pedestals terminate in  
20          dome-shaped tops.

21  
22  
23





REMARKS

Claims 1-56 are canceled, and new claims 57-76 are added.  
Claims 57-76 are pending in the application, and Applicant requests  
examination of such pending claims.

Respectfully submitted,

Dated: 10/19/99

By: 

David G. Latwesen, Ph.D.

Reg. No.: 38,533

EL05932007

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**CIRCUITRY COMPRISING ROUGHENED  
PLATINUM LAYERS, PLATINUM-CONTAINING  
MATERIALS, CAPACITORS COMPRISING  
ROUGHENED PLATINUM LAYERS, METHODS  
OF FORMING ROUGHENED LAYERS OF  
PLATINUM, AND METHODS OF FORMING  
CAPACITORS**

\* \* \* \* \*

**INVENTOR**  
Eugene P. Marsh

ATTORNEY'S DOCKET NO. MI22-857

666707 52972460

1       CIRCUITRY COMPRISING ROUGHENED PLATINUM LAYERS,  
2               PLATINUM-CONTAINING MATERIALS  
3       CAPACITORS COMPRISING ROUGHENED PLATINUM LAYERS,  
4       METHODS OF FORMING ROUGHENED LAYERS OF PLATINUM,  
5       AND METHODS OF FORMING CAPACITORS

6       TECHNICAL FIELD

7       The invention pertains to methods of forming and using platinum-  
8       containing materials, and to circuitry incorporating roughened layers of  
9       platinum.

10      BACKGROUND OF THE INVENTION

11      Platinum is a candidate for utilization as a conductive material in  
12      advanced semiconductor processing. Platinum can be utilized in an  
13      elemental form, or as an alloy (such as, for example, rhodium/platinum),  
14      and can be deposited onto a substrate by, for example, sputter deposition  
15      or chemical vapor deposition (CVD) methods. Platinum is typically  
16      formed to have a relatively smooth upper surface. Such smooth upper  
17      surface can be advantageous in, for example, applications in which  
18      circuitry is formed over the platinum layer. Specifically, the relatively  
19      smooth surface can provide a substantially planar platform upon which  
20      other circuitry is formed. However, there can be advantages to  
21      incorporating roughened conductive layers into integrated circuitry in  
22      applications where high surface area is desired, as with capacitor

1 electrodes. Accordingly, it would be desirable to develop methods of  
2 forming platinum layers having roughened outer surfaces.

3 In another aspect of the prior art, platinum-comprising materials  
4 are frequently utilized as catalysts in, for example, the petroleum  
5 industry, as well as in, for example, automobile exhaust systems.  
6 Frequently, an efficiency of a catalyst can be improved by enhancing a  
7 surface area of the catalyst. Accordingly, it would be desirable to  
8 develop methods of enhancing surface area of platinum-comprising  
9 materials.

10

11

12

13

14

15

16

17

18

19

20

21

22

23

1 SUMMARY OF THE INVENTION

2 In one aspect, the invention encompasses a method of forming a  
3 roughened layer of platinum. A substrate is provided within a reaction  
4 chamber. An oxidizing gas is flowed into the reaction chamber, and a  
5 platinum precursor is flowed into the chamber. Platinum is deposited  
6 from the platinum precursor over the substrate in the presence of the  
7 oxidizing gas. A temperature within the chamber is maintained at from  
8 about 0°C to less than 300°C during the depositing.

9 In another aspect, the invention encompasses a circuit comprising  
10 a roughened platinum layer over a substrate. The roughened platinum  
11 layer has a continuous surface characterized by columnar pedestals.

12 In yet another aspect, the invention encompasses a platinum  
13 catalyst characterized by a continuous outer surface portion of the  
14 platinum having a plurality of columnar pedestals that are at least  
15 about 400Å tall. The surface portion covers an area that is at least  
16 about  $4 \times 10^6$  square Angstroms.

17  
18 BRIEF DESCRIPTION OF THE DRAWINGS

19 Preferred embodiments of the invention are described below with  
20 reference to the following accompanying drawings.

21 Fig. 1 is a diagrammatic, fragmentary, cross-sectional view of a  
22 semiconductive wafer fragment processed according to a method of the  
23 present invention.

Fig. 2 is a fragmentary top view of the semiconductor wafer fragment of Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that of Fig. 1.

Fig. 4 is a scanning electron microscope (SEM) micrograph of a platinum film produced by CVD of  $\text{MeCpPt}(\text{Me})_3$ .

Fig. 5 is a SEM micrograph of a platinum film produced by CVD of  $\text{MeCpPt}(\text{Me})_3$  under different conditions than those utilized for forming the film of Fig. 4.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

The invention encompasses methods of forming platinum layers having roughened outer surfaces, and methods of incorporating such layers into capacitor constructions. Fig. 1 shows a semiconductor wafer fragment 10 at a preliminary processing step of the present invention. Wafer fragment 10 comprises a substrate 12. Substrate 12 can comprise, for example, a monocrystalline silicon wafer lightly doped with a background p-type dopant. To aid in interpretation of the claims that follow, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited

1 to, bulk semiconductive materials such as a semiconductive wafer (either  
2 alone or in assemblies comprising other materials thereon), and  
3 semiconductive material layers (either alone or in assemblies comprising  
4 other materials). The term "substrate" refers to any supporting  
5 structure, including, but not limited to, the semiconductive substrates  
6 described above.

7 A diffusion region 14 is formed within substrate 12 and defines a  
8 node location to which electrical connection with a storage node of a  
9 capacitor is to be made. Diffusion region 14 can be formed by, for  
10 example, implanting a conductivity enhancing dopant into substrate 12.

11 An adhesion layer 16 is formed over substrate 12 and in electrical  
12 contact with diffusion region 14, and a platinum-comprising layer 18 is  
13 formed over adhesion layer 16. Adhesion layer 16 is provided to  
14 enhance adhesion of platinum-comprising layer 18 to substrate 12. In  
15 other embodiments (not shown) a platinum-comprising layer can be  
16 provided directly onto a silicon surface (either the monocrystalline silicon  
17 surface of substrate 12, or an intervening amorphous or polycrystalline  
18 surface). Such embodiments are less preferred than the shown  
19 embodiment due to difficulties of adequately adhering platinum directly  
20 to silicon.

21 Adhesion layer 16 can comprise, for example, at least one of  
22 titanium nitride, iridium, rhodium, ruthenium, platinum, palladium,  
23 osmium, silver, rhodium/platinum alloy,  $\text{IrO}_2$ ,  $\text{RuO}_2$ ,  $\text{RhO}_2$ , or  $\text{OsO}_2$ .

Adhesion layer 16 can be formed by, for example, chemical vapor deposition, and can be formed to a thickness of, for example, less than 100Å.

Platinum-comprising layer 18 can comprise, for example, elemental platinum, or a platinum alloy, such as rhodium/platinum alloy. Platinum-comprising layer 18 is provided to have a roughened outer surface 20. Such can be accomplished by chemical vapor deposition of platinum-comprising layer 18 under relatively low temperature conditions, and in the presence of an oxidizing atmosphere. For instance, a platinum-comprising layer 18 formed as follows will comprise a roughened outer surface 20.

First, substrate 12 is inserted within a CVD reaction chamber. An oxidizing gas and a platinum precursor are flowed into the reaction chamber. Platinum is deposited from the platinum precursor over substrate 12 in the presence of the oxidizing gas. A temperature within the reaction chamber is maintained at from about 0°C to less than 300°C during the depositing, and a pressure within the reactor is preferably maintained at from about 0.5 Torr to about 20 Torr. Suitable control of the temperature and of a relative flow rate of the oxidizing gas to the platinum precursor causes deposited platinum layer 18 to have a roughened outer surface 20. The platinum precursor is flowed into the reaction chamber in a carrier gas, such as, for example, a gas known to be generally inert to reaction with platinum precursor materials, such



as, for example, helium or argon. The platinum precursor can comprise, for example, at least one of  $\text{MeCpPtMe}_3$ ,  $\text{CpPtMe}_3$ ,  $\text{Pt}(\text{acetylacetonate})_2$ ,  $\text{Pt}(\text{PF}_3)_4$ ,  $\text{Pt}(\text{CO})_2\text{Cl}_2$ ,  $\text{cis-}[\text{PtMe}_2(\text{MeNC})_2]$ , or platinum hexafluoroacetylacetonate; wherein Cp is a cyclopentadienyl group and Me is a methyl group. The oxidizing gas can comprise, for example, at least one of  $\text{O}_2$ ,  $\text{N}_2\text{O}$ ,  $\text{SO}_3$ ,  $\text{O}_3$ ,  $\text{H}_2\text{O}_2$ , or  $\text{NO}_x$ , wherein x has a value of from 1 to 3. In embodiments wherein platinum layer 18 comprises a platinum/metal alloy, at least one other metal precursor can be flowed into the reaction chamber to deposit the platinum as an alloy of the platinum and the at least one other metal. The at least one other metal precursor can comprise, for example, a precursor of rhodium, iridium, ruthenium, palladium, osmium, and/or silver.

The oxidizing gas can assist in deposition of platinum from the platinum-comprising precursor by oxidizing carbon from the precursor during deposition of the platinum. Also, the oxidizing gas can influence a deposition rate of a platinum-comprising layer. Specifically, a greater rate of flow of the oxidizing gas relative to the flow of the platinum precursor can lead to faster deposition of the platinum-comprising layer. The rate of flow of platinum precursor is influenced by a rate of flow of carrier gas through a liquid organic precursor solution, and by a temperature of the precursor solution. In preferred embodiments of the invention, a carrier gas will be flowed through a liquid organic precursor solution at a rate of from about 2 sccm to about 1000 sccm and more

1 preferably at less than or equal to about 30 sccm. In such preferred  
2 embodiments, the oxidizing gas will be flowed at a flow rate of at least  
3 about 50 sccm. The organic precursor will preferably be at a  
4 temperature of from about 0°C to about 100°C, and more preferably  
5 from about 30°C to about 50°C.

6 A rate of growth of platinum-comprising layer within the reaction  
7 chamber is also influenced by a temperature of the substrate.  
8 Specifically, if platinum is deposited under conditions wherein the  
9 temperature of the substrate is maintained at from about 220°C to less  
10 than 300°C, the platinum will deposit at a rate of about 600Å in  
11 about 30 seconds. If a temperature of the substrate is reduced to below  
12 about 210°C, a rate of deposition of platinum will decrease considerably.  
13 It is preferred that a deposition time for a 600Å thick platinum-  
14 comprising layer be less than or equal to about 40 seconds to maintain  
15 efficiency of a production process. Accordingly, it is preferred that the  
16 temperature of the substrate be maintained at above about 210°C, and  
17 preferably at from greater than or equal to about 220°C during  
18 deposition of the platinum-comprising layer within the reaction chamber.

19 It is also found that if a temperature is greater than 300°C and  
20 less than about 350°C, a deposited platinum layer will have a smooth  
21 outer surface, rather than a desired roughened outer surface. Further,  
22 if the temperature of the substrate exceeds about 400°C, a deposited  
23 platinum surface will have holes extending to a surface underlying the

1 platinum surface, rather than being a continuous surface overlying a  
2 substrate. Accordingly, it is preferred that the temperature of the  
3 substrate be well below 400°C, more preferred that the temperature be  
4 below 300°C, and even more preferred that the temperature be less than  
5 or equal to about 280°C. In preferred embodiments of the present  
6 invention, the temperature of the substrate will be maintained at from  
7 about 220°C to about 280°C, whereupon it is found that a platinum  
8 layer having a roughened outer surface can be deposited to a thickness  
9 of about 600Å in about 30 seconds.

10 Platinum layer 18 is preferably deposited to a thickness of at least  
11 about 400Å to avoid having surface anomalies (such as crevices or holes)  
12 that extend entirely through layer 18 to an underlying layer, and is  
13 preferably deposited to a thickness of at least about 600Å. However, in  
14 some embodiments holes extending entirely through layer 18 will be of  
15 little or no consequence in semiconductor circuitry ultimately formed  
16 from layer 18. Such embodiments can include, for example, embodiments  
17 wherein adhesion layer 16 is provided beneath platinum-comprising  
18 layer 18. Accordingly, in embodiments wherein platinum layer 18 is  
19 provided over an adhesion layer 16, it can be preferred to provide  
20 platinum layer 18 to a thickness of less than 400Å because of space  
21 limitations due to the close packing of capacitors. Also, in embodiments  
22 in which platinum layer 18 is utilized in forming circuitry having tight  
23 spacing requirements it can be preferred to form layer 18 to be

1 relatively thin. For instance, in some capacitor constructions it can be  
2 desired to form layer 18 to be less than or equal to about 1000Å, and  
3 more preferred to form layer 18 to be from about 300Å to about 400Å  
4 to avoid electrical contact between adjacent capacitor structures.

5 A fragmentary top view of wafer fragment 10 is shown in Fig. 2.  
6 Layer 18 is preferably a continuous layer (defined as a layer without  
7 cavities extending therethrough to an underlying layer -- such as the  
8 underlying layer 16 of Fig. 2) across its entirety. Alternatively, some  
9 portion of layer 18 is continuous. For example, consider an application  
10 where layer 18 overlies and contacts a conductive layer to form a circuit  
11 device comprising both layer 18 and the underlying conductive layer. In  
12 such applications, it is generally still desired that a substantial portion  
13 of layer 18 be continuous to, for example, maintain a uniform electrical  
14 contact between layer 18 and the underlying conductive layer. Such  
15 substantial portion will preferably cover a surface area of at least about  
16  $4 \times 10^6$  square Angstroms. A surface area of about  $4 \times 10^6$  square  
17 Angstroms is illustrated in Fig. 3 as a square 50 having sides of about  
18 2000 Angstroms.

19 Fig. 3 illustrates an embodiment wherein platinum-comprising  
20 layer 18 is incorporated into a capacitor construction 30 as a storage  
21 node. Specifically, a dielectric layer 22 and a capacitor electrode 24 are  
22 provided over platinum-comprising layer 18 to form capacitor  
23 construction 30. Dielectric layer 22 can comprise one or more of silicon

oxide or silicon nitride, or it can comprise other dielectric materials, such as, for example, tantalum pentoxide, or  $\text{BaSrTiO}_3$ . Capacitor electrode 24 can comprise, for example, TiN, conductively doped silicon (such as polysilicon), or a metal, such as, for example, platinum. In embodiments wherein capacitor electrode 24 comprises platinum, capacitor electrode 24 can be formed by chemical vapor deposition over dielectric layer 22. The chemical vapor deposition can be conducted either to form upper electrode 24 with a relatively smooth upper surface, or to form upper electrode 24 with a relatively rough upper surface. If capacitor electrode 24 is to be formed of platinum with a relatively smooth upper surface, it can be chemical vapor deposited in a reaction chamber with a temperature maintained at above about  $300^\circ\text{C}$  and/or with an oxidizing gas flow rate of less than 50 sccm and a carrier gas flow rate of greater than 30 sccm. Also, any platinum comprised by capacitor electrode 24 can be in the form of elemental platinum, or an alloy, such as, for example, rhodium/platinum alloy.

As shown, layer 18 has a rough outer surface and layers 22 and 24 are conformal to the rough outer surface of layer 18.

Figs. 4 and 5 illustrate scanning electron microscope (SEM) micrographs of platinum films produced by CVD of  $\text{MeCpPt}(\text{Me})_3$ . Fig. 4 illustrates a surface produced within a reaction chamber in a time of about 6 minutes, wherein a temperature in the chamber was about  $215^\circ\text{C}$ , a pressure was about 5 Torr, a flow rate of carrier gas

(He, with a pressure at the carrier gas bubbler of about 6 Torr) was about 5 sccm, and a flow rate of oxidizing gas ( $O_2$ ) was about 50 sccm. The platinum surface formed comprises pedestals characteristic of columnar growth. The columnar pedestals terminate in dome-shaped (substantially hemispherical) tops. It can be advantageous to have substantially hemispherical tops, rather than tops having sharp edges, in forming capacitor constructions or other electronic circuitry from a deposited platinum layer. Specifically, the relatively rounded hemispherical surfaces can create relatively uniform electric fields at the surface of a deposited platinum layer. In contrast, if sharp edges were present, the sharp edges could form loci for high electric fields, and lead to leakage of electric current across the capacitor. The platinum layer illustrated in Fig. 4 can be referred to as "hemispherical grain" platinum to indicate a structure largely analogous to a material known in the art as hemispherical grain polysilicon.

The platinum layer of Fig. 4 is characterized by columnar pedestals generally having heights greater than or equal to about one-third of a total thickness of the platinum layer. Many of the pedestals shown in Fig. 4 have a height approximately equal to a thickness of the deposited platinum layer. Accordingly, if the deposited platinum layer has a thickness of about  $600\text{\AA}$ , the individual pedestals can have a thickness approaching  $600\text{\AA}$ . Such is only an approximation to the size of the pedestals as it is found that some of the pedestals will grow from

1 surfaces of other pedestals, and some of the pedestals will grow less  
2 vertically than other pedestals. An average diameter of the pedestals is  
3 about 200Å, and the pedestals are generally closely packed (i.e., the  
4 pedestals generally touch other pedestals and many pedestals fuse with  
5 other pedestals), but the distribution of the pedestals is typically not a  
6 close-packed structure (i.e., a structure wherein all the pedestals are  
7 tightly packed in, for example, an hexagonal type arrangement to form  
8 a maximum number of pedestals on a given surface). The columnar  
9 growth illustrated in Fig. 4 is found not to occur if a temperature within  
10 a CVD reaction chamber is above 300°C.

11 Fig. 5 illustrates a surface produced on a platinum film within a  
12 reaction chamber in a time of about 150 seconds, wherein a temperature  
13 in the chamber was 300°C, a pressure was about 0.5 Torr, a flow rate  
14 of carrier gas (He, with a pressure at the carrier gas bubbler of  
15 about 6 Torr) was about 30 sccm, and a flow rate of oxidizing gas (O<sub>2</sub>)  
16 was about 10 sccm. The platinum layer deposited under the Fig. 5  
17 conditions has a much smoother surface than that deposited under the  
18 Fig. 4 conditions. Figs 4 and 5 together evidence that it is possible to  
19 control a grain structure of a surface of a chemical vapor deposited  
20 platinum layer by controlling process parameters of a chemical vapor  
21 deposition reaction chamber.

22 Although the invention has been described with application to  
23 formation of a capacitor structure, it is to be understood that the

1 invention can be utilized in a number of other applications as well. For  
2 instance, a platinum layer having a roughened surface can be utilized for  
3 formation of catalysts.

4 In compliance with the statute, the invention has been described  
5 in language more or less specific as to structural and methodical  
6 features. It is to be understood, however, that the invention is not  
7 limited to the specific features shown and described, since the means  
8 herein disclosed comprise preferred forms of putting the invention into  
9 effect. The invention is, therefore, claimed in any of its forms or  
10 modifications within the proper scope of the appended claims  
11 appropriately interpreted in accordance with the doctrine of equivalents.  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23



1 CLAIMS:

2 1. A method of forming a roughened layer of platinum,  
3 comprising:

4 providing a substrate within a reaction chamber;

5 flowing an oxidizing gas into the reaction chamber;

6 flowing a platinum precursor into the reaction chamber and  
7 depositing platinum from the platinum precursor over the substrate in  
8 the presence of the oxidizing gas; and

9 maintaining a temperature within the reaction chamber at from  
10 about 0°C to less than 300°C during the depositing.

11  
12 2. The method of claim 1 further comprising providing a  
13 reactant in contact with the roughened layer of platinum and utilizing  
14 the platinum to catalyze a conversion of the reactant to a product.

15  
16 3. The method of claim 1 wherein the flowing the platinum  
17 precursor comprises flowing a carrier gas carrying the platinum precursor,  
18 the carrier gas being flowed at a rate of no greater than about 30 sccm  
19 and the oxidizing gas being flowed at a rate of at least about 50 sccm.

1           4.     The method of claim 1 wherein the oxidizing gas comprises  
2     at least one of  $O_2$ ,  $N_2O$ ,  $SO_3$ ,  $O_3$ ,  $H_2O_2$ , or  $NO_x$ , wherein x has a value  
3     of from 1 to 3.

4  
5           5.     The method of claim 1 wherein the platinum precursor  
6     comprises at least one of  $MeCpPtMe_3$ ,  $CpPtMe_3$ ,  $Pt(acetylacetonate)_2$ ,  
7      $Pt(PF_3)_4$ ,  $Pt(CO)_2Cl_2$ ,  $cis-[PtMe_2(MeNC)_2]$ , or platinum  
8     hexafluoroacetylacetonate.

9  
10          6.     The method of claim 1 wherein the maintaining comprises  
11     maintaining the temperature at from about  $200^\circ C$  to less than  $300^\circ C$ .

12  
13          7.     The method of claim 1 wherein the maintaining comprises  
14     maintaining the temperature at from about  $220^\circ C$  to about  $280^\circ C$ .

15  
16          8.     The method of claim 1 further comprising forming an  
17     adhesion layer over the substrate and depositing the platinum onto the  
18     adhesion layer.

1           9.     The method of claim 8 wherein the adhesion layer comprises  
2     at least one of titanium nitride, iridium, rhodium, ruthenium, platinum,  
3     palladium, osmium, silver, rhodium/platinum alloy, IrO<sub>2</sub>, RuO<sub>2</sub>, RhO<sub>2</sub>, or  
4     OsO<sub>2</sub>.

5  
6           10.    The method of claim 1 further comprising flowing at least  
7     one other metal precursor into the chamber in addition to the platinum  
8     precursor, and wherein the platinum is deposited as an alloy of platinum  
9     and the at least one other metal.

10  
11          11.    The method of claim 1 further comprising flowing a second  
12     metal precursor into the chamber and wherein the platinum is deposited  
13     as an alloy of platinum and the second metal.

14  
15          12.    The method of claim 11 wherein the second metal is  
16     rhodium, iridium, ruthenium, palladium, osmium, or silver.

17  
18          13.    The method of claim 1 wherein the platinum is deposited to  
19     a thickness of at least about 400Å.

14. The method of claim 1 wherein the maintaining comprises maintaining the temperature at from about 200°C to less than 300°C, and wherein the platinum is deposited to a thickness of at least about 600Å in a time of less than about 40 seconds.

15. A method of forming a roughened layer of platinum, comprising:

providing a substrate within a reaction chamber;

flowing an oxidizing gas into the reaction chamber;

flowing a platinum precursor into the chamber and depositing platinum from the platinum precursor over the substrate in the presence of the oxidizing gas;

maintaining a temperature within the chamber at from about 0°C to less than or equal to about 280°C during the depositing, the deposited platinum having a rougher surface than it would have if the temperature were 300°C or greater during the depositing.

16. The method of claim 15 wherein the deposited platinum forms a continuous layer over a surface area that is at least  $4 \times 10^6$  square Angstroms.

17. The method of claim 15 wherein the deposited platinum is hemispherical grain platinum.

18. A method of forming a capacitor, comprising:  
providing a substrate within a reaction chamber;  
flowing a first oxidizing gas into the reaction chamber;  
flowing a first platinum precursor into the chamber and depositing platinum from the first platinum precursor over the substrate in the presence of the first oxidizing gas while maintaining a temperature within the chamber at from about 0°C to less than 300°C, and providing the deposited platinum into a first capacitor electrode;  
forming a second capacitor electrode proximate the first capacitor electrode; and  
forming a dielectric layer proximate the first capacitor electrode, the dielectric layer being between the first and second capacitor electrodes.

19. The method of claim 18 wherein the flowing the first platinum precursor comprises flowing a carrier gas carrying the platinum precursor, the carrier gas being flowed at a rate no greater than 30 sccm and the first oxidizing gas being flowed at a rate of at least 50 sccm.

1           20. The method of claim 18 wherein the forming the second  
2 capacitor electrode comprises depositing platinum from a second platinum  
3 precursor in the presence of a second oxidizing gas.  
4

5           21. The method of claim 20 wherein the second platinum  
6 precursor is the same as the first platinum precursor.  
7

8           22. The method of claim 20 wherein the second oxidizing gas is  
9 the same as the first oxidizing gas.  
10

11           23. The method of claim 20 further comprising flowing a second  
12 metal precursor into the chamber with the first platinum precursor, and  
13 wherein the platinum is deposited as an alloy of platinum and the  
14 second metal.  
15

16           24. The method of claim 23 wherein the second metal is  
17 rhodium, iridium, ruthenium, palladium, osmium, or silver.  
18

19           25. The method of claim 18 further comprising forming an  
20 adhesion layer over the substrate and depositing the platinum onto the  
21 adhesion layer.  
22  
23

1           26. The method of claim 25 wherein the adhesion layer  
2 comprises at least one of titanium nitride, iridium, rhodium, ruthenium,  
3 platinum, palladium, osmium, silver, rhodium/platinum alloy, IrO<sub>2</sub>, RuO<sub>2</sub>,  
4 RhO<sub>2</sub>, or OsO<sub>2</sub>.

5  
6           27. The method of claim 18 wherein the maintaining comprises  
7 maintaining the temperature at from about 200°C to less than 300°C.

8  
9           28. The method of claim 18 wherein the maintaining comprises  
10 maintaining the temperature at from about 220°C to about 280°C.

11  
12           29. A circuit comprising:  
13           a semiconductive substrate; and  
14           a roughened platinum layer over the substrate, the roughened  
15 platinum layer comprising hemispherical grain platinum.

16  
17           30. A circuit comprising:  
18           a semiconductive substrate; and  
19           a roughened platinum layer over the substrate, the roughened  
20 platinum layer being continuous over an area of the substrate that  
21 comprises at least about  $4 \times 10^6$  square Angstroms and comprising  
22 pedestals that are at least about 300Å tall within the area.  
23

1           31. The circuit of claim 30 wherein the platinum layer comprises  
2 hemispherical grain platinum.

3  
4           32. The circuit of claim 30 wherein the area of the substrate  
5 comprises a square.

6  
7           33. A circuit comprising:  
8 a semiconductive substrate; and  
9 a roughened platinum layer over the substrate, the roughened  
10 platinum layer having a continuous surface characterized by columnar  
11 pedestals having heights greater than or equal to about one-third of a  
12 total thickness of the platinum layer.

13  
14           34. The circuit of claim 33 wherein the platinum layer has a  
15 thickness of at least about 600Å.

16  
17           35. The circuit of claim 33 wherein the platinum layer has a  
18 thickness of greater than or equal to about 400Å.

19  
20           36. The circuit of claim 33 wherein the platinum layer has a  
21 thickness of greater than or equal to about 100Å.



37. The circuit of claim 33 further comprising an adhesion layer between the platinum layer and the substrate, the adhesion layer comprising at least one of titanium nitride, iridium, rhodium, ruthenium, platinum, palladium, osmium, silver, rhodium/platinum alloy,  $\text{IrO}_2$ ,  $\text{RuO}_2$ ,  $\text{RhO}_2$ , or  $\text{OsO}_2$ .

38. The circuit of claim 33 wherein the pedestals terminate in dome-shaped tops.

39. The circuit of claim 33 wherein the pedestals terminate in hemispherical tops.

40. A capacitor comprising:  
a first capacitor electrode;  
a second capacitor electrode;  
a dielectric layer between the first and second capacitor electrodes;  
and

wherein at least one of the first and second capacitor electrodes comprises a roughened platinum layer, the roughened platinum layer having a thickness of from about 400Å to about 1000Å and comprising pedestals that are at least about 300Å tall.

1           41. The capacitor of claim 40 wherein the roughened platinum  
2 layer comprises hemispherical grain platinum.

3  
4           42. The capacitor of claim 40 wherein the roughened platinum  
5 layer is over a surface and is continuous over an area of the surface  
6 that is at least about  $4 \times 10^6$  square Angstroms.

7  
8           43. The capacitor of claim 42 wherein the area comprises a  
9 square.

10  
11          44. A capacitor comprising:  
12 a first capacitor electrode;  
13 a second capacitor electrode;  
14 a dielectric layer between the first and second capacitor electrodes;  
15 and

16 wherein at least one of the first and second capacitor electrodes  
17 comprises a roughened platinum layer, the roughened platinum layer  
18 having a continuous surface characterized by columnar pedestals having  
19 heights greater than or equal to about one-third of a total thickness of  
20 the platinum layer.

1           45.    The capacitor of claim 44 wherein both capacitor electrodes  
2           comprise platinum, but only one of the capacitor electrodes comprises  
3           the roughened platinum layer.

4  
5           46.    The capacitor of claim 44 wherein both capacitor electrodes  
6           comprise roughened platinum layers.

7  
8           47.    The circuit of claim 44 wherein the pedestals terminate in  
9           dome-shaped tops.

10  
11          48.    The circuit of claim 44 wherein the pedestals terminate in  
12          hemispherical tops.

13  
14          49.    A platinum-containing material, comprising:  
15          a substrate; and  
16          a roughened platinum layer over the substrate, the roughened  
17          platinum layer having a continuous surface characterized by columnar  
18          pedestals having heights greater than or equal to about one-third of a  
19          total thickness of the platinum layer.

20  
21          50.    The material of claim 49 wherein the pedestals terminate in  
22          dome-shaped tops.

1           51. The material of claim 49 wherein the pedestals terminate in  
2 hemispherical tops.

3  
4           52. A reaction catalyst comprising hemispherical grain platinum.

5  
6           53. A reaction catalyst characterized by an outer surface portion  
7 of platinum comprising a plurality of columnar pedestals that are at least  
8 about 100Å tall.

9  
10          54. The catalyst of claim 53 wherein the columnar pedestals are  
11 at least about 400Å tall.

12  
13          55. The catalyst of claim 53 wherein the platinum comprises  
14 hemispherical grain platinum.




15  
16          56. The catalyst of claim 53 wherein the surface portion is  
17 continuous over a substrate and covers an area of the substrate that is  
18 at least about  $4 \times 10^6$  square Angstroms.

1 ABSTRACT OF THE DISCLOSURE

2 In one aspect, the invention includes a method of forming a  
3 roughened layer of platinum, comprising: a) providing a substrate within  
4 a reaction chamber; b) flowing an oxidizing gas into the reaction  
5 chamber; c) flowing a platinum precursor into the reaction chamber and  
6 depositing platinum from the platinum precursor over the substrate in  
7 the presence of the oxidizing gas; and d) maintaining a temperature  
8 within the reaction chamber at from about 0°C to less than 300°C  
9 during the depositing. In another aspect, the invention includes a  
10 platinum-containing material, comprising: a) a substrate; and b) a  
11 roughened platinum layer over the substrate, the roughened platinum  
12 layer having a continuous surface characterized by columnar pedestals  
13 having heights greater than or equal to about one-third of a total  
14 thickness of the platinum layer.

15  
16  
17  
18  
19  
20  
21  
22  
23


1/2




660401-660400

2/2

66607-56912450



II II II II



II II II II

## Addendum

1. Circuitry Comprising Roughened Platinum Layers, Platinum-Containing Materials, Capacitors Comprising Roughened Platinum Layers, Methods of Forming Roughened Layers of Platinum, and Methods of Forming Capacitors
2.
  - Petition to Accept Photograph(s) as Drawing(s)
  - 1 set of photographs

695906 "33312460



**DECLARATION OF SOLE INVENTOR FOR PATENT APPLICATION**

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Circuitry Comprising Roughened Platinum Layers, Platinum-Containing Materials, Capacitors Comprising Roughened Platinum Layers, Methods Of Forming Roughened Layers Of Platinum, And Methods Of Forming Capacitors, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

**PRIOR FOREIGN APPLICATIONS:**

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so

made are punishable by fine or imprisonment, or both, under  
Section 1001 of Title 18 of the United States Code and that such willful  
false statement may jeopardize the validity of the application or any  
patent issued therefrom.

\* \* \* \* \*

Full name of sole inventor: Eugene P. Marsh

Inventor's Signature: Eugene P. Marsh

Date: 8/24/98

Residence: Boise, Idaho

Citizenship: U.S.

Post Office Address: 1722 Picabo Ct., Boise, ID 83716

60640F-623460